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Abstract— In this paper we explore the relationship between power and
area. By exploiting parallelism (and thus using more area) one can reduce
the switching frequency allowing a reduction in VDD which results in a
reduction in power. Under a scaling regime which allows threshold voltage
to increase as VDD decreases we find that dynamic and subthreshold
power loss in CMOS exhibit a dependence on area proportional to
A(σ−3)/σ while gate leakage power ∝ A(σ−6)/σ and short circuit power
∝ A(σ−8)/σ . Thus, with the large number of devices at our disposal we
can exploit techniques such as spatial computing–tailoring the program
directly to the hardware–to overcome the negative effects of scaling. The
value of σ describes the effectiveness of the technique for a particular
circuit and/or algorithm–for circuits that exhibit a value of σ ≤3, power
will be a constant or reducing function of area. We briefly speculate on
how σ might be influenced by a move to nanoscale technology.
I. INTRODUCTION
Tailoring the hardware directly to the program, e.g., spatial com-
puting [1] has the potential to overcome the negative effects of
scaling. By eliminating the ISA and allowing tools such as compilers
to manipulate the underlying hardware structures directly, one can
optimize not only for time but also for other important metrics
in the nano-electronics design space, e.g., defect/fault tolerance or
power. In this paper we explore the latter: the trade-off between area,
performance and power that may be possible in future CMOS devices
and how these might interact at the micro-architectural level.
The nexus between area and delay (and therefore power) works at
four primary levels:
• device – governing issues of technology choice and transistor
sizing (W/L);
• circuit – design style and layout;
• micro–architecture – encompassing implementation issues such
as asynchronous vs. synchronous, or serial vs. parallel;
• architectural - including processor decisions - super-scalar VLIW
for example, or strategies such as spatial computing.
A fundamental result of early VLSI research is that for many
computational functions (for example multiplication, sorting and DFT
[2]–[4]) there is tradeoff between the implementation area (A) and the
time it takes to compute the function (T) of a form such as:
ATσ = O(nσ), (1)
where σ has tended to lie between 1 and 2 for traditional circuit design
[3]–[6]. σ can be viewed as an indicator of how inherently sequential
a circuit or algorithm is. A higher value of σ means that increasing
area will not allow the overall time to be reduced. If we fix the size
of the computation (i.e. nσ is constant), then:
A−1 ∝ Tσ ⇒ T ∝ A−1/σ for σ > 0. (2)
This observation describes the area-time tradeoffs that are possible
for a planar circuit: within bounds, one can increase circuit area to
reduce circuit delay. The question we examine in this paper is whether
we can use more area, not to decrease delay, but rather to reduce
power consumption while keeping delay constant. Total computation
time is inversely proportional to clock frequency (F) so if we fix the
completion time:
F ∝ A−1/σ (3)
In other words, as the area dedicated to a circuit increases, it will
be possible to reduce the overall frequency of operation in order to
control power usage. The fundamental question we address in this
paper is: Can one use more area to reduce overall power consumption
while maintaining the same delay (i.e., can we reduce energy-delay
by increasing area). The power reduction comes from lowering the
frequency (which allows VDD to be reduced). The delay remains the
same because the circuit harnesses the area to increase parallelism.
σ describes the effectiveness of this technique for a particular circuit
and/or algorithm the higher the value of σ, the less effective is this
approach.
The remainder of the paper proceeds as follows. In Section II we
examine the tradeoffs between area and power that may allow one to
reduce the major sources of power consumption in nanoscale CMOS
and propose a threshold voltage scaling function that will allow power,
especially subthreshold power, to fall as area increases. In Section III
we speculate on the affect that a move to the nanoscale may have on
the area-time-power tradeoffs in CMOS and in section IV we conclude
and point the way towards future research into this area.
II. POWER VS. AREA IN CMOS
Power consumption in CMOS arises from four main sources:
1) Subthreshold leakage: PSUB ∝ IOFFVDD;
2) Dynamic power (PDYN), a function of capacitance (C), voltage
(V), the activity factor (a), and switching frequency (F) such
that PDYN = aCV2F;
3) Short circuit switching current ( PSS = IssVsw) with Iss being
a function of rise-time, frequency and transistor size;
4) Gate current: PG a function of logic value and transistor size.
Of these, the dynamic power terms (PDYN and PSS) are primarily
a function of the switching frequency and capacitance (fanout and
interconnect). One way to reduce dynamic power is to reduce the
number of devices that switch per cycle by using asynchronous
circuits [7] that eliminate the global clock (and its associated global
wire), and are based on local communication and synchronization.
An orthogonal approach is to decrease clock frequency by exploiting
parallelism. The remaining two terms (PSUB and PG) represent
a static power loss that is largely unaffected by either of these
techniques. Gate current and leakage current strongly interact [8]
and since their total is a function not only of technology (e.g. oxide
thickness, dielectric etc.) but also the average gate voltage during
operation, static leakage will be strongly data dependant. Static power
is expected to be a primary constraint to future device scaling in
CMOS [9]. The following sections explore these four different sources
of power consumption and relate them to the area used to implement
the circuit.
Fig. 1. A comparison of ISUB/ISO=e−40ae40bVDD (solid lines), and
log V nDD for n=2,3 and 4 (dotted lines). Insert shows values of a and b
used to approximate V nDD
A. Subthreshold Leakage Power
Subthreshold leakage arises mainly due to diffusion between the
source and drain when the channel is in weak inversion. In bulk
CMOS, there is a small contribution from tunneling through the
reverse-biased diode junction at the drain/substrate junction, but it
will be negligible in future low-voltage SOI technology [9]. Direct
source-drain tunneling will also be ignored in this paper as it is likely
to be relevant only at gate lengths of less than 10nm.
To analyze this we can start with the BSIM3V3 transistor model
for subthreshold drain current [10]:
ISUB = ISO 1− e
−VDS
Vt e
VGS−VTH−VOFF
nVt (4)
where ISO is a function of the transistor geometry (W/L) plus a
number of process parameters and VOFF represents a small offset
from VTH to the subthreshold region. The parameter n (≈1 to 2) is
related to technology and is adjusted to fit the slope of the curve such
that S = 2.3nVt empirically describes ∆VGS/∆ISUB in mV/decade.
We are interested in the worst case power when the gate is off, i.e.,
the off-current (IOFF). This is the point at which the gate voltage is
zero and the voltage drop from the drain to the source is highest, i.e.,
VGS = 0 and VDS = VDD. Under these conditions the first exponential
is e
−VDD
Vt . Since Vt(= kTq ) is small compared to VDD—and is likely
to remain so into the nanoscale region—this term is approximately 0.
If we assume that VOFF is small and set n = 1 and Vt = 0.025V,
then IOFF becomes:
IOFF ∝ (W/L) e−40VTH (5)
For a given fixed threshold, the exponential term is a constant—
independent of area—and therefore total subthreshold current will
be a linear function of the number of devices (N) and therefore of
increasing area i.e., PSUB = NIOFFVDD ∝ A. However, if we relate
VTH and VDD via a function of the form:
VTH = a− bVDD, where a and b are constants (6)
then the behavior of the second exponential term changes and it
becomes possible to reduce the effect of subthreshold current—
obviously with some performance cost.
Given a pair of scaling factors (a and b), the exponential term
e−40VTH is transformed to e−40(a−bVDD) and therefore to a product
of two terms: e−40a (i.e. a constant) and ebVDD . As illustrated in
Fig. 1, the subthreshold power can be approximated by V nDD for n =
2 to 4 down to VDD = 0.4—the 2018 ITRS target for low-power
SOC [11]. For example, if we choose to set a and b such that the curve
approximates V 2DD, then subthreshold current becomes ∝ AV 3DD and
finally:
PSUB ∝ A(σ−3)/σ (7)
Fig. 2. (VDD-VTH) 54 /VDD vs. VDD for both the fixed VTH case and VTH
= a-bVDD for various a,b as in fig. 1.
Thus with careful management of the relationship between threshold
and supply voltage, subthreshold power can be made to be a reducing
function of area for micro–architectures for which σ ≤ 3.
B. Dynamic Switching Power
Dynamic (switching) power, given by PDYN = aFCLV 2, is
intrinsic to CMOS. Combining this with (3) leads to:
PDYN ∝ CLV 2A−1/σ (8)
In scaled CMOS, power may be further reduced because the maximum
switching speed is a function of supply voltage. For example, Chen et
al [12] determined that, if load capacitance is held constant, frequency
scales with voltage as F (= 1
T
) ∝ (V −VTH) 54 /V . If we fix VTH, then
as Flynn et al. [13] point out, F ∝ V . The assumption of constant
load capacitance is valid for organizations such as asynchronous
spatial architectures that exhibit small Rent exponents for which the
fanout and interconnect length do not depend greatly on the size of the
circuit [14]. We can thus conclude that PDYN ∝ CLF 3. Combining
this with (3) leads to PDYN ∝ CLA−3/σ . Since total capacitance is
roughly proportional to area, the dynamic power becomes:
PDYN ∝ A(σ−3)/σ (9)
Eqn. 9 states that one can hold delay constant and still decrease
power by utilizing more area. There are two main requirements for
this to hold: (1) capacitance per node must be constant and VTH must
remain fixed as VDD is lowered. As we argued above, the first holds
for design styles which emphasize local wires. The second arises from
the frequency being proportional to VDD as long as VTH remains fixed.
However, in order to obtain Eqn. 7 for subthreshold power we related
VTH and VDD as in Eqn. 6. As Fig. 2 shows, allowing VTH to vary
as VDD is scaled still maintains the necessary near linear relationship
between F and VDD. However, it also indicates that there will be a
penalty in delay of up to a factor of two. This penalty is necessary
in order to control the subthreshold power. In other words, while
power can be reduced, there may be some increase in energy–delay,
depending on the value of σ.
Thus, if one correlates the scaling of supply and threshold voltages
as described in the previous section, power can be made to exhibit
the form A(σ−3)/σ for both dynamic and subthreshold power and one
can exploit area to reduce power.
C. Short Circuit Power
Short circuit power represents only a small percentage—typically
10-20%—of the overall dynamic power figure as long as the gate is
loaded such that the input and output signals exhibit approximately
equal rise and fall times. If this is not the case—for example with
small fanout and local interconnect—then the short-circuit dissipation
may exhibit the same order of magnitude as the load switching power.
The unloaded case therefore represents an upper bound on the short
circuit power.
We can start with the equation for average short circuit current
(IAVE) derived by Veendrick [15] for the unloaded case—CL = 0 and
with WP and WN adjusted to compensate for mobility differences:
IAVE =
1
12
β
VDD
[VDD − 2VTH]3 τ
T
(10)
where β = device gain, τ = input rise/fall time and T is the clock
period (1/F). As mentioned previously, we are assuming that we are
dealing with circuits that will exhibit low Rent exponents, such that
the average fanout and interconnect length asymptotes to a small fixed
value as the size of the circuit increases. As a result, both β (∝
W/L) and τ (∝ CL VDD /Id) can be taken to be independent of
area and since device capacitance and drive current are both directly
proportional to gate area, τ will also be independent of device size
and proportional only to the supply voltage, VDD.
Even if this is not the case, typical values of τ/T tend to be
small (< 0.1)—which is why PSS is ignored in most power analyses.
Further, Equ. 10 holds only where VDD is greater than the sum of
the device thresholds (VTP+VTN). When VDD falls below this point,
IAVE becomes zero, as it is not possible for both transistors to be
on simultaneously over the full range of gate voltages. Substituting
τ ∝ VDD into Equ. (10) and eliminating both β and the constant 112 ,
simplifies it to:
IAVE ∝ [VDD − 2VTH]3F (11)
Figure 3 plots (VDD − 2VTH)3 against VDD over the range 0.4V ≤
VDD ≤ 1.0V, and for various fixed values of VTH along with VTH
=0.29-0.075VDD. Also shown are plots of V nDD for various values
of n. It can be seen that, just as for the subthreshold discussion
above, it is always possible to select a value of n (>3) such that
V nDD becomes an upper bound on (VDD − 2VTH)3. For example,
with VTH =0.29-0.075VDD (as in Section II-A), the term is bound by
approximately 0.18V 6DD. Thus in this case we have IAVE ∝ FV 6DD for
VDD >0.6V, and thus PSS ∝ FV 7DD. Substituting V ∝ F ∝ A−1/σ
and multiplying by A to get total average current:
PSS ∝ A(σ−8)/σ (12)
The (σ − 8) term implies that short circuit power will continue to
contribute only a very small fraction of the overall dynamic term as
area increases. As VDD approaches 2VTH, the short circuit current
rapidly tends to zero. It is extremely sensitive to VDD and, as for
switching power, can be easily traded off against area.
D. Gate Leakage Power
Gate leakage is projected to exceed sub-threshold leakage at the
65nm technology node [11] although there is recent evidence that
problems have already arisen at 90nm [16]. As it is due to direct
tunneling through the gate oxide it varies exponentially with oxide
thickness and is extremely sensitive to gate voltage [17]. The current
density (JFN ) at the transistor gate will have the general form of the
Fowler-Nordheim tunneling equation:
JFN = C0E
2e−Y/E (13)
where E ≈ VG
TOX
is the surface electric field; TOX = oxide thickness,
and Y is a function of the effective barrier height between the
oxide and the silicon surface. Assuming that C0 is fixed for a given
technology, the gate current will have the form:
IG ∝ A VG
TOX
2
e
Y TOX
VG (14)
Fig. 3. (VDD− 2VTH)3 (for 0.4V ≤ VDD ≤ 1.0V ) for various fixed VTH
(solid lines) and VTH = 0.29 − 0.075VDD (dashed line at center). In all
cases, a value of n can be selected such that kV nDD (dotted lines in the
diagram, k constant) represents an upper bound on (VDD − 2VTH)3 .
The value of Y depends somewhat on the model of gate leakage: it
varies from 1.43x108V/cm [18] to 1.9x108V/cm [19]. In either case,
one can fit curves of the form aV nG for particular values of TOX
to the 1
T2
OX
e
−Y TOX
VG term in (14). This first-order analytical result
is confirmed by various simulations and experiments conducted by
other researchers [20]–[22]. Using their data we obtain a minimum
value of n ≥ 3 for viable values of TOX . As a result, one can
conclude that as TOX shrinks, gate leakage will become more of a
constraint to lowering power by increasing area. However, in no case
will it be the dominant factor. Substituting in V ∝ A−1/σ , we obtain:
IG ∝ A(σ−5)/σ . We thus conclude that the gate leakage component
of power can be easily reduced with increased area for effective oxide
thicknesses ≥ 0.2nm, so that:
PG ∝ A(σ−n)/σ, n > 6 (15)
E. Total Power
The total power is given by the sum of the contributions from
dynamic switching, short-circuit, sub-threshold and gate leakage. Gate
current and leakage current strongly interact and therefore the total
leakage current (IG + IOFF ) will be a complex function of transistor
area, layout topology, interconnect stacking and the state of the system
[8]. As a result, while the tradeoff against leakage power will be
more complex than just a simple dependency on supply voltage, it
will exhibit an A(σ−χ)/σ relationship with area, where χ will be no
smaller than 3 and will probably lay between 3 and 4.
We observed in Section II-C the short circuit power term (∝
A(σ−8)/σ) will tend to vanish so that the aggregated power will tend
to be dominated by the A(σ−3)/σ terms describing the limits of the
dynamic and total leakage power. For values of σ ≤ 3, the total power
will be a constant or reducing function of area.
In summary, it can be seen that it is possible to arrange for overall
power to be a reducing function of area with an impact on the
maximum operating frequency that can be compensated for at the
architectural level. The adjustment of VTH with reducing VDD , so
that it becomes a greater fraction of VDD, might be achieved by
various means such as gate work function engineering [23], body bias
adjustment in bulk CMOS or back gate bias modulation in double-
gate fully-depleted SOI CMOS transistors [24]. The caveat here is
that VTH will certainly become harder to control at smaller channel
lengths, due to a combination of short channel effects and increased
sensitivity to nanometer fluctuations in channel length [25].
In the next section we briefly speculate on the meaning of σ, and
how a move to nanoscale technology might affect it.
III. SOME SPECULATIONS ON σ
As introduced in Section II, traditional measures of complexity
for VLSI circuits across a range of computational functions such
as multiplication, sorting and DFT (e.g. [4]) have the general form
of Equation 1. These were extensively studied in the early days of
VLSI (e.g. [2]) in order to establish bounds on the performance
of computations that were to be distributed over the surface of a
(planar) chip and to determine limits to the growth of the area-time
metric with computation size. In this work, we are interested in the
tradeoffs that can be made between area and time rather than just
their growth with computation size. Thus we consider the case where
ATσ = O(constant) which leads to: A−1 ∝ Tσ . Obviously, σ will
not be a single value, but will exist within a range determined by
a combination of design style and application. At the circuit level,
different optimization techniques can be used to hit a particular area-
performance point, while at the architectural level, it will be the ability
to exploit parallelism (e.g., IPC) inherent in the computation that will
determine the final area-time relationship.
The models used in the early studies of computational complexity
assumed that signal propagation across on-chip interconnections could
be achieved in linear time, with the area term adjusted up slightly to
compensate. While this is certainly the case for circuits today, it is
arguable that this will become more difficult in nanoscale CMOS for
which interconnect costs will be high. For example, if the width of
a silicon nanowire device is related to its diameter (a discrete value
that will be difficult to control), it is not clear how the W/L ratio of
an individual device could be made larger than unity - in order to
directly drive a long interconnection line, for example. Such drivers
might have to be formed from parallel groups of devices or else the
nanoscale devices might be interfaced via conventional (micro-scale)
CMOS [26]. A simpler alternative may be to constrain the layout style
to mesh-style topologies with localized (or adjacent) connectivity only.
In any case, area and delay overheads in nanoscale CMOS are likely
to be significantly higher than at present.
IV. CONCLUSIONS
We have shown that area can be used to reduce power consumption
in CMOS for a certain class of algorithms – those that are paralleliz-
able. While this result is not overly surprising with respect to dynamic
power, our analysis shows that it can also be made to hold true for
static power. Further, we can characterize the algorithms for which
this is true, those for which σ ≤ 3 in ATσ = O(constant).
Our results suggest that attempts to increase drive current in
nanoscale CMOS may be counter-productive. Where large numbers
of devices are available, a better approach will be to exploit the extra
devices to implement highly parallel versions of the algorithm (i.e.
spatial computing) that will allow a reduction in operating frequency.
The end result will be a reduction in power with little or no loss of
performance. In future work we will be studying the types of spatial
micro-architectures that would be best suited to nanoscale CMOS and
how these might exploit parallelism at multiple levels (e.g. instruction
level, multiple-threads etc.) in order to achieve the sort of tradeoffs
between power and area and performance that we have determined
are possible. Also important to study is how the expected increase in
process variability will affect the area–power tradeoff.
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